Online Demos

Precision Synthesis

• SystemVerilog for FPGA Design with Precision Synthesis
• Introducing Precision RTL Plus
• Partitioning and Synthesizing ASIC Prototypes using FPGAs
• Designing Platform Based FPGAs Using Advanced Synthesis Tools
• Precision Synthesis Demo for Altera Stratix III
• Precision Synthesis
• Using Precision Synthesis to Design Advanced Xilinx FPGAs
• Using Precision Synthesis to Design Advanced Altera FPGAs
• Interactive Precision® Synthesis Tutorial

RTL Reuse

• RTL Reuse with HDL Designer

FPGA Advantage

• FPGA Advantage Product Overview

HDL Designer Series

• HDL Designer Series Overview
• HDL Designer Series Product Highlights
• Advanced State Machines
• Predictable, Flexible Design Process
• Rapid Design Development
• Powerful Design Analysis
• Automated Design Communications

Seamless

• Seamless FPGA

Precision Synthesis

SystemVerilog for FPGA Design with Precision Synthesis Learn how SystemVerilog helps FPGA designers code at higher levels of  abstraction and for better verification. Using a sample design, this brief demo  presents the benefits of SystemVerilog's design features and Precion's extensive  support of the various language constructs. Request Demo

Introducing Precision RTL Plus Precision RTL Plus offers an improved way of designing FPGAs and dramatically  increases designer productivity by providing several industry-first capabilities  that enable every designer, regardless of level of expertise, to reach timing  closure faster, minimize the impact of late cycle design changes, and make  efficient use of FPGA architectural blocks. This demo will take you  through an overview of FPGAs today and then demonstrate the three new powerful  capabilities of Precision RTL Plus. Request Demo

Partitioning and Synthesizing ASIC Prototypes using FPGAs When you're designing an ASIC, a re-spin due to verification errors can result in millions of dollars in cost and schedule overruns. More and more ASIC designers consider prototyping in FPGAs as a way to reduce risk and verify design functionality before committing to silicon. Using Mentor Graphics synthesis tools, you can now fully realize the promised benefits of prototyping and thus ensure that your ASIC designs will work as intended, on time and within budget! Request Demo

Designing Platform Based FPGAs Using Advanced Synthesis Tools Complete easy-to-use RTL and physical synthesis environment offers new placement reuse and modular design flows, along with expert-level optimization of challenging FPGA designs in all leading technologies for enhanced designer productivity. Request Demo

Precision Synthesis Demo for Altera Stratix III This demonstration highlights Precision's award winning design analysis capabilities and how it helps reduce design times for Altera's newly introduced Stratix III device family. Request Demo

Precision Synthesis Find out how Precision combines physical and RTL synthesis to rapidly implement complex, high-performance FPGAs. This demo walks you through an example of a complete design flow, showing you how to create, debug, analyze and improve your design's performance. Request Demo

Using Precision Synthesis to Design Advanced Xilinx FPGAs This self-running demo of Precision? Synthesis will guide you through a complete synthesis flow for use when designing Xilinx devices. View how to set up a design project, import input files and constraints, compile a design, set and debug design constraints, and synthesize a design. You will also learn how to evaluate the design timing with constraints, modify design constraints, export constraints for the FPGA vendor's place-and-route tool, and use physical synthesis functions to evaluate and optimize the design. Finally, check out how the advanced incremental timing analysis features within Precision Synthesis will help you reduce the number of iterations through synthesis and place-and-route. Request Demo

Using Precision Synthesis to Design Advanced Altera FPGAs This self-running demo of Precision Synthesis will guide you through a complete synthesis flow, which you can effectively use when designing with the latest devices from Altera. You can view how to set up a design project, import input files and constraints, compile a design, set and debug design constraints, synthesize a design, evaluate the design timing with constraints, modify design constraints, export constraints for the FPGA vendor's place-and-route tool, and use physical synthesis functions to evaluate and optimize the design. Additionally, you will learn to use the advanced incremental timing analysis features within Precision Synthesis to reduce the number of iterations through synthesis and place-and-route. Request Demo

Interactive Precision® Synthesis Tutorial This 30-min. tutorial, comprising four modules and related interactive lab exercises, introduces some of the advanced RTL and physical implementation flows within the Precision Synthesis toolset. Starting from creating a new project and entering/verifying constraints, the tutorial goes on to present a general approach for timing analysis and constraint modification. Finally, the user will learn how to optimize the design using the physical implementation flows in Precision Synthesis to achieve timing closure. Request Demo

RTL Reuse with HDL Designer Do you use code from a previous design or an outsource group? Learn new techniques that can help you quickly understand code quality and estimate the effort required to reuse code. Let us show you how to do this in 3 easy steps. Request Demo Series

FPGA Advantage Product Overview Take a 10-minute overview walk through the FPGA Advantage design flow. Request Demo

HDL Designer

HDL Designer Series Overview Take a 2 minute fast tour of HDL Designer Series. Request Demo

Advanced State Machines Designing with state machines provides an intuitive creation environment. Interactive state diagrams for HDL seamlessly take your concept to code implementation. HDL Designer Series supports an intuitive and interactive state machine designing environment. View this demo to see how to design like you think. Request Demo

HDL Designer Series Product Highlights View an overview of the entire HDL Designer Series product line. Request Demo

Predictable, Flexible Design Process Detailed focus on the new HDL Designer Series environment, specifically designed for managing complex HDL designs for teams of engineers. Request Demo

Rapid Design Development Description of the many design creation editors to enable rapid design development in HDL Designer Series. Request Demo

Powerful Design Analysis Enhanced debugging and analysis enables easier error detection and more thorough verification with ModelSim and Cadence's NC-Sim HDL simulators. Request Demo

Automated Design Communications HDL Designer Series delivers easy design communication and documentation is needed for all ASIC and FPGA designs. Request Demo

Seamless

Seamless FPGA Demo This demonstration presents Seamless FPGA for the Xilinx Virtex-II Pro and Virtex-4 FX families with embedded PowerPC processors. During the course of the demonstration, we will explain the importance of hardware/software co-verification in the design of systems utilizing these leading edge products and highlight the benefits and advantages of the Seamless FPGA solution. Request Demo